Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs - Brandon Noia - Books - Springer International Publishing AG - 9783319345345 - August 23, 2016
In case cover and title do not match, the title is correct

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs Softcover reprint of the original 1st ed. 2014 edition

Price
S$ 137.50
excl. VAT

Ordered from remote warehouse

Expected delivery Jun 22 - Jul 2
Add to your iMusic wish list

Also available as:

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain.


263 pages, 18 black & white illustrations, 115 colour illustrations, 23 black & white tables, biogra

Media Books     Paperback Book   (Book with soft cover and glued back)
Released August 23, 2016
ISBN13 9783319345345
Publishers Springer International Publishing AG
Pages 245
Dimensions 150 × 220 × 10 mm   ·   454 g
Language German  

Mere med samme udgiver