Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing - Katarzyna Radecka - Books - Springer-Verlag New York Inc. - 9781441954022 - December 7, 2010
In case cover and title do not match, the title is correct

Katarzyna Radecka
Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing Softcover reprint of the original 1st ed. 2003 edition

Price
S$ 137.50
excl. VAT

Ordered from remote warehouse

Expected delivery Jun 8 - 18

Our customers say:

14-day return policy in accordance with European consumer protection law
Top ranking on Trustpilot
Add to your iMusic wish list

Also available as:

Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

216 pages, biography

Media Books     Paperback Book   (Book with soft cover and glued back)
Released December 7, 2010
ISBN13 9781441954022
Publishers Springer-Verlag New York Inc.
Pages 216
Dimensions 155 × 235 × 12 mm   ·   331 g
Language English  

Mere med samme udgiver

See all of Katarzyna Radecka ( e.g. Hardcover Book and Paperback Book )