SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications - Ashok B. Mehta - Books - Springer-Verlag New York Inc. - 9781461473237 - August 6, 2013
In case cover and title do not match, the title is correct

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications 2014 edition


Get an email once the item is available
Do you have a profile? Log in
Christmas presents can be returned until 31 January
Get notified about new Ashok B. Mehta releases
Add to your iMusic wish list

Not rated yet

Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'.


234 pages, 260 black & white illustrations, 5 black & white tables, biography

Media Books     Hardcover Book   (Book with hard spine and cover)
Released August 6, 2013
ISBN13 9781461473237
Publishers Springer-Verlag New York Inc.
Pages 356
Dimensions 155 × 235 × 22 mm   ·   721 g
Language English  

More by Ashok B. Mehta

More from the same publisher